BOOLEAN CIRCUIT REWIRING BRIDGING LOGICAL AND PHYSICAL...

Main
BOOLEAN CIRCUIT REWIRING BRIDGING...

BOOLEAN CIRCUIT REWIRING BRIDGING LOGICAL AND PHYSICAL DESIGNS

TAK-KEI LAM

0 / 0

Насколько вам понравилась эта книга?

Какого качества скаченный файл?

Скачайте книгу, чтобы оценить ее качество

Какого качества скаченные файлы?

Год:

2016

Издательство:

WILEY

Язык:

chinese

Страницы:

214

ISBN:

40889247

Файл:

PDF, 28.57 MB

IPFS:

,

chinese, 2016

Читать Онлайн

Выполняется конвертация в

Конвертация в не удалась

Вас может заинтересовать

William H. Pierce (Auth.) — Failure-Tolerant Computer Design

Laung-Terng Wang && Yao-Wen Chang && Kwang-Ting (Tim) Cheng — Electronic Design Automation: Synthesis, Verification, and Test

Israel Koren, C. Mani Krishna, — Fault-Tolerant Systems

Arnowitz J., Berger N., Arent M. — Effective Prototyping for Software Makers

Marg Karpovsky (Eds.) — Spectral Techniques and Fault Detection

Katarzyna Radecka, Zeljko Zilic — Verification by Error Modeling: Using Testing Techniques in Hardware Verification (Frontiers in Electronic Testing)

Martyn D. Edwards (auth.) — Automatic Logic Synthesis Techniques for Digital Systems

written by Katarzyna Radecka, Zeljko Zilic. — Emerging Nanotechnologies -Test Defect Tolerance and Reliability -SP

Fernanda Lima Kastensmidt, Ricardo Reis — Fault-Tolerance Techniques for SRAM-Based FPGAs

Mohammad Tehranipoor — Emerging Nanotechnologies: Test, Defect Tolerance, and Reliability (Frontiers in Electronic Testing) (Frontiers in Electronic Testing)

Bruno Ciciani — Manufacturing Yield Evaluation of VLSI/WSI Systems

Jain J., Narayan A., Fujita M. — A survey of techniques for formal verification of combinational circuits

George W. Zobrist — VLSI Fault Modeling and Testing Techniques:

Lam, Tak-Kei — Boolean circuit rewiring : bridging logical and physical designs

Katarzyna Radecka, Zeljko Zilic — Verification by Error Modeling: Using Testing Techniques in Hardware Verification

Sandeep K. Shukla, R. Iris Bahar — Nano, Quantum and Molecular Computing: Implications to High Level Design and Validation

Shukla, Bahar — Nano, Quantum And Molecular Computing

Kai-hui Chang, Igor L. Markov, Valeria Bertacco (auth.) — Functional Design Errors in Digital Circuits: Diagnosis, Correction and Repair

Vlad P Shmerko; Svetlana N Yanushkevich; Sergey Edward Lyshevski — Computer Arithmetics for Nanoelectronics

Miloš Stanisavljević, Alexandre Schmid, Yusuf Leblebici (auth.) — Reliability of Nanoscale Circuits and Systems: Methodologies and Circuit Architectures

Srimat T. Chakradhar, Vishwani D. Agrawal, Michael L. Bushneil (auth.) — Neural Models and Algorithms for Digital Testing

Shi-Yu Huang, Kwang-Ting (Tim) Cheng (auth.) — Formal Equivalence Checking and Design Debugging

Rolf Drechsler, Stephan Eggersglüβ, Görschwin Fey, Daniel Tille (auth.) — Test pattern generation using Boolean proof engines

Ключевые слова